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[571 ABSTRACT 
The invention computes the optimum path across a terrain or 
topology represented by an array of parallel processor cells 
interconnected between neighboring cells by links extending 
along different directions to the neighboring cells. Such an 
array is preferably implemented as a high-speed integrated 
circuit. The computation of the optimum path is accom- 
plished by, in each cell, receiving stimulus signals from 
neighboring cells along corresponding directions, detennin- 
ing and storing the identity of a direction along which the 
first stimulus signal is received, broadcasting a subsequent 
stimulus signal to the neighboring cells after a predeter- 
mined delay time, whereby stimulus signals propagate 
throughout the array from a starting one of the cells. After 
propagation of the stimulus signals throughout the array, a 
master processor traces back from a selected destination cell 
to the starting cell along an optimum path of the cells in 
accordance with the identity of the directions stored in each 
of the cells. 
56 Claims, 7 Drawing Sheets 
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DIGITAL PARALLEL PROCESSOR ARRAY 
FOR OPTIMUM PATH PLANNING 
BACKGROUND OF THE INVENTION 
ing the most efficient route between locations in a given 
terrain. In one exemplary embodiment, the array would 
consist of 25 rows and 24 columns of processors. Each 
processor in the array would represent a pixel in an image of 
5 the terrain. The difficulty in traversing that portion of the 
terrain would be assigned one of 256 possible values. The 
higher the number, the more difficult the terrain is to 
traverse. These difficulty values, or “costs”, for each pixel 
“unit cell” in the array. This is accomplished in one embodi- 
lo ment by an 8-bit ripple counter in the cell. The counter is 
preset to one of 256 possible values. When activated, it 
decrements to zero and triggers an output signal from the 
cell. The cost is thereby equated to the delay in the output 
signal. 
The chip is operated by first selecting one of the cells as 
the path origination point. That cell then sends a signal to its 
3. Background of the Invention: adjoining cells to the north, east, south and west. The 
receiving cell stores the direction of the incoming signal and A number of techniques are known in the art for perform- 
prevents further inputs. At the same time, the receiving cell’s ing path planning. U.S. Pat. No. 4,812,990 employs a “least 20 
counter is activated. This combination of inhibited inputs cost” methodology to path plan, but is a software imple- and signal delays results in a propagation through the array mentation of mathematical optimization algorithms, and where each cell obtains a preferred (i.e., least cost) direction. therefore suffers from the disadvantages of being complex By selecting any cell in the array as a destination point and and time consuming and requiring large computer resources tracing the preferred directions back to the origination cell, to implement it. Its method of “weighing” costs relies on the 25 the most efficient path is determined. In addition, each cell mathematical algorithms and has nothing to do with the in the array incorporates a blocking function which prevents “time” delay costs of the present invention. signal output in any or all directions. This feature is used to 
U.S. Pat. No. 4,570,227 teaches determining the optimum model impassable terrain. 
path using a comparator circuit which compares all possible In essence, the invention operates by having many stimu- routes. It does not use time delay propagation to measure 30 lus signals electronically traveling all possible paths simul- cost. It also has no ability to scale the cost because it cannot taneously between two points, detecting the first-to-arrive distinguish between a shorter path that is uphill and more stimulus signal and determining which path it followed, The time consuming with one that is longer but on a flat grade. stimulus signals emanate from a single starting point and Moreover, it is not capable of multiple destination point 
35 provoke each node or cell in their paths to broadcast copies analysis. of each arriving stimulus signal to all adjacent neighboring 
U.S. Pat. No. 4,862,373 provides a method for determin- nodes, until every node in the entire array has received a 
utilizing a set of pre-stored 2-D maps at different altitudes. firstVto-arrive stimulus signal and remembers the direction 
However, it relies on software implementations of math- from which that signal arrived. n u s ,  the invention simd- 
significant computer support hardware. It cannot scale costs array from the starting node. ~ f t ~ ~  propagation of the 
stimulus signals throughout the array has ceased, any num- and cannot perform multiple destination point analysis. 
c. R. Carroll, “A Neural Processor for Maze Solving”, ber of nodes in the array may be selected as destination 
Analog VLSI Implementation of Neural Systems, KlUWer 45 nodes from which the routes of the first-to-arrive stimulus 
Academic Publishers, Boston (1989) discloses a 4x4 array signals may be traced back to the starting node. Accordingly, 
of binary processors allowing for a 2-state “Cost scaling” and the invention provides multiple destination node analysis 
a 4x8 array for 3-state “cost-scaling”. This technique there- simu1~eously. 
50 circuit for path planning described herein operates about for path planning. 
Accordingly, it is an object of the invention to Perform three to four orders of magnitude faster than current meth- 
high speed optimum Path Planning requiring no Software Or ods. Another advantage is that optimum paths to multiple 
computer support during operation. destinations may be computed simultaneously with no loss 
It is a further object of the invention to perform such path of speed. 
planning with many levels (ex., 256) of programmable costs 55 The invention computes the optimum path across a terrain 
at each Cell in an array representing terrain to be crossed. or topology represented by an array of parallel processor 
It is a yet further object of the invention to perform such cells interconnected between neighboring cells by links 
path planning on a high speed integrated circuit. extending along different directions to the neighboring cells. 
It is a still further object of the invention to perform such Such an array is Preferably implemented as a high-speed 
path planning simultaneous~y for multiple destination 60 integrated circuit. The computation of the optimum path is 
points. accomplished by, in each cell, receiving stimulus signals 
from neighboring cells along corresponding directions, 
determining and storing the identity of a direction along 
which the first stimulus signal is received, broadcasting a 
The present invention concerns a method for path plan- 65 subsequent stimulus signal to the neighboring cells after a 
predetermined delay time, whereby stimulus signals propa- 
gate throughout the array from a starting one of the cells. 
1. Origin of the Invention: 
The invention described herein was made in the perfor- 
mance of work under a NASA contract, and is subject to the 
Contractor has elected not to retain title. 
provisions of Public Law 96-517 (35 USC 202) in which the be programmed into the corresponding processor Or 
2. Technical Field: 
The invention relates to parallel processing arrays and in 
particular to the application of such arrays to optimum path 
planning from a starting point to a destination point across 
a known terrain, and the selection of the optimum path from l5 
plural paths. 
ing the shortest collision free path a 3-D space stimulus signal. Each node blocks the arrival of all but the 
ematid Optimization algorithms, and therefore 40 taneously constructs the shortest paths to all nodes in the 
fore provides a limited range of Cost scaling One advantage of the invention is that the VLSI digital 
SUMMARY OF THE DISCLOSURE 
ning using an array of digital parallel processors in a single 
integrated circuit chip. This chip may be used for determin- 
5,548,773 
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After propagation of the stimulus signals throughout the 
array, a master processor traces back from a selected desti- 
nation cell to the starting cell along an optimum path of the 
cells in accordance with the identity of the directions stored 
in each of the cells. 
The propagation of the stimulus signals throughout the 
array is preceded by programming different predetermined 
delay times in different ones of the cells in accordance with 
a topology across which the optimum path is to be deter- 
mined and then causing the selected starting cell to preemp- 
tively broadcast a stimulus signal to its neighboring cells. 
This begins the propagation of stimulus signals throughout 
the array. 
One embodiment of the invention prevents a stimulus 
signal from being transmitted from the cell along at least a 
selected one of the directions, whereby to impose an infinite 
time delay for the selected one direction corresponding to an 
impassable barrier of the topology. 
The array preferably is a network of orthogonal rows and 
columns of the cells and the neighboring cells connected by 
the links to an individual one of the cells are adjacent the one 
cell along one of either orthogonal directions only or 
orthogonal and diagonal directions. In one embodiment, 
each cell broadcasts a stimulus signal along the orthogonal 
directions after the predetermined time delay and broadcasts 
a stimulus signal along the diagonal directions after an other 
predetermined time delay different from the predetermined 
time delay. The other predetermined time delay exceeds the 
predetermined time delay by a factor equal to a square root 
of two in a preferred embodiment. 
The network may be a two-dimensional network or a 
three-dimensional network. In the preferred embodiment, 
the direction memory is implemented by blocking the 
receipt of any further stimulus signals from any direction 
upon receipt of the first stimulus signal. In another preferred 
embodiment, impassable barriers are represented by block- 
ing receipt of any stimulus signals along selected directions. 
The programming and the tracing back are carried out in 
one embodiment by programming a cost memory and infi- 
nite cost memory with the time delay and the identification 
of directions corresponding to impassable barriers, respec- 
tively, prior to propagation of stimulation signals throughout 
the array by a master processor accessing individual cells 
from row and column decoders and initiating broadcasting 
of a stimulus signal from the starting cell under control of 
the master processor. The master processor then reads the 
stored direction in successive cells in order to trace back the 
optimum path while constructing a list of the cell locations 
along the optimum path. 
A cell decoder permits the master processor to sequen- 
tially programming the cost memory and the infinite cost 
memory and then to later read of the direction memories of 
successive cells along the optimum path by applying 
enabling signals to the cell decoder from the row and column 
decoders. 
Preferably, the invention is implemented on a semicon- 
ductor integrated circuit. Three-dimensional embodiments 
of the invention may employ wafer scale integration tech- 
niques. 
BRIEF DESCRIPTlON OF THE DRAWINGS 
FIG. 1 is a block diagram of a parallel processor array 
FIG. 2 is a block diagram of the architecture of a typical 
embodying the present invention. 















FIG. 3 is a logic diagram corresponding to the architecture 
of FIG. 2. 
FIG. 4 is a block flow diagram illustrating the process 
performed by the parallel processor array of FIG. 1. 
FIG. 5 is an alternative embodiment of an array of parallel 
processor cells providing greater resolution for path plan- 
ning. 
FIG. 6 is a block diagram of the architecture of a typical 
parallel processor cell in the array of FIG. 5. 
FIG. 7 is a logic diagram corresponding to FIG. 6. 
FIG. 8 is a block diagram of a three-dimensional array of 
parallel processor cells in another alternative embodiment of 
the invention. 
FIG. 9 is a diagram of a portion of the three-dimensional 
array of FIG. 8. 
DETAILED DESCRIPTION OF THE 
INVENTION 
FIG. 1 illustrates the architecture of an integrated circuit 
embodying the invention. A planar array of unit cells 100 is 
organized by rows and columns, individual cells being X-Y 
addressable by row and column decoders 102,104. Each cell 
100 is connected to its four neighbors in the same row and 
column (i.e., its nearest “north”, “south”, “east” and “west” 
neighbors). Each cell 100 responds to the first stimulus 
signal received from one of its four nearest neighbor cells by 
storing the direction from which the first stimulus signal was 
recieved, blocking out receipt of any further stimulus sig- 
nals, waiting for a predetermined delay period previously 
assigned to the particular cell, and then broadcasting a 
stimulus signal to all four of its nearest neighbors (or at least 
to those nearest neighbors from which the previous stimulus 
signal was not first received). For example, if the cell lOOa 
of FIG. 1 receives its first stimulus signal from cell 100b, 
then the cell lOOu stores the “north” direction in memory, 
blocks out receipt of any stimulus signals which the neigh- 
boring cells lOOc, lOOd or lOOe might attempt to transmit, 
waits for its assigned delay period and then broadcasts a 
stimulus signal to all four of its nearest neighbor cells lOOb 
through l00e (or at least l00c through 100e). 
In this manner, stimulus signals will propagate throughout 
the array of cells 100 of FIG. 1 from the first one of the unit 
cells 100 which made the first broadcast of stimulus signals. 
After all stimulus signals have propagated throughout the 
array of cells 100, a master processor 106 (which may be 
included on the integrated circuit or may be an off-chip 
device) accesses the cells 100 individually, beginning with 
a selected destination cell, and traces back along the path of 
first-received stimulus signals by reading the direction 
(north, south, east or west) stored in each successive cell 100 
and then going to the next cell along the stored direction. 
The master processor 106 then stores the location of the 
nearest neighbor cell corresponding to the stored direction 
and reads the direction stored in that nearest neighbor cell. 
Eventually, this process leads back to the first cell from 
which the first stimulus was broadcast, corresponding to the 
starting point of the path. The list of cell locations stored by 
the master processor 106 defines the fastest path through the 
array of cells. 
The foregoing process is preceded by a preparation step in 
which the delay time for each unit cell 100 is programmed 
into that cell in accordance with the topology or problem to 
be solved. The delay time is the “cost” of traversing that 
particular cell and is defined by the user. Straightforward 
5,548,773 
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techniques may be used, for example, to represent a certain all eight stages thereof are in a logic-zero state), the ripple 
terrain by the array of cells 100 by programming large delay counter 114 outputs a logic-one signal to four stimulus 
times for travel up steep mountainous slopes or difficult outputs 120 (labelled “N’, “S”, “E’ and “W’ in FIG. 2) via 
swamp terrain in those cells located in paths of such slopes four respective switches 122. The four stimulus outputs 120 
or swamp terrain. Likewise, those cells located in paths 5 are individually connected to respective stimulus inputs 112 
across dry hard ground would be programmed with short of the four nearest neighbor cells. Thus, the four links 123 
delay times. In this manner, all of the cells in the array 100 between the cell l00a (for example) and its four nearest 
are programmed with delay times appropriate to their indi- neighbor cells 100b-100e in FIG. 1 consist of two signal 
vidual locations until the entire terrain has been represented paths, namely a connection from each output 120 of the cell 
or mapped in the array. Other problems involving compara- 1o l00a to the input 107 of a respective one of the neighbor 
tive progress in multiple paths across non-isotropic topolo- cells 100b-100e and a connection from the output 120 of 
gies are solved by programming the array of cells 100 in each neighbor cell 100b-100e to a respective one of the 
analogous manner. Such programming is the choice of the inputs 107 of the cell 100a. 
user and so it is not the role of this specification to describe The states of the switches 122 are controlled by the 
in detail of the many Possible Programming Schemes contents of a 4-bit latch comprising an infinite cost memory 
which may be applied to the present invention. l5 124. Each cell of the memory 124 controls one of the 
In a preferred embodiment of the invention, the cells 100 switches 122 and determines whether that switch is opened 
are all identical and have the cell architecture illustrated in or closed. The cost of traversing the cell 100 in a direction 
FIG. 2. Refemng to FIG. 2, the stimulus signals received for which one of the switches 122 is open is infinite. The 
from the four nearest neighbor cells are received at four purpose in providing such an infinite cost memory is to 
stimulus inputs 107 of a 4-bit direction memory or latch 108, 2o permit the solution of problems having topologies with 
the inputs 107 being labelled in FIG. 2 accordingly as N, S, impassable barriers. The states of all four bits of the infinite 
E and W. Thus, for example, if the cell 100 of FIG. 2 were cost memory 124 are set or programmed in parallel via four 
the cell 100a of FIG. 1, then the four inputs to the direction input lines 126. 
memory 108 would be connected to outputs of the neighbor programming the cost into the cost memory 114, pro- 
cells 100b, lOOc, l00d and l00e respectively. Each bit of the 25 gramming the infinite cost into the infinite cost memory 1% 
4-bit direction memory 108 is connected to One Of the four and reading out the stored direction from the direction 
inputs and is initially in a logic-zero state. When a SthUlUS memory 108 via four enable switches 127 is facilitated by a 
signal is received at one of the four inputs, the corresponding cell decoder 128 which receives row and column select 
bit of the 4-bit direction memory 108 transforms to a signals from the row and column decoders 102, 104. If the 
logic-one State. A NOR logic gate 110 Comected to all bits 30 cell decoder 128 senses the presence of enable signals from 
of the 4-bit direction memory 108 responds to this change Of both the row and column decoders 102,104 simultaneously, 
state by causing all four input disable Switches 1% through then that particular one of the cells 100 has been selected, 
112d at the inputs to the 4-bit latch to open whenever any bit and the master processor 106 is permitted to either input the 
of the 4-bit direction memory 108 is in a logic-one state. All 35 cost value to the input lines 118, input the infinite Cost value 
subsequent stimulus signals are ignored, so that the direction to the inputs 126 or receive the stored direction from the 
memory 108 functiQnS as a memory of the direction from direction memory 108 via the switches 127 in the selected 
which the first stimulus signal was received. cell. 
Simultaneously with opening the input disable switches FIG. 3 illustrates a preferred circuit implementation of the 
11% the output of the NOR logic gate 110 activates an 8-bit 40 cell architecture of FIG. 2. The inputs 107 constitute four 
ripple counter 114 though a Second NOR logic gate 116, as input lines 130 and are connected to four MOSFET switches 
fOllows. - The NOR gate 116 permits inverse clock Signal 131. The enable switches 112 are MOSFET devices. The 
$2 to be received as a clock signal $2 at a clock input of the direction memory 108 constitutes four static latches 
8 - m  ripple counter 114 only after the output of the NOR 108a-108d. The 8-bit ripple counter 114 (or cost memory) 
logic gate 110 goes to a logic-zero state, 0 . ~  when a 45 constitutes nine conventional ripple counter stages or cells 
stimulus signal is received by the direction memory 108). A 114a-114i, the first cell 114a corresponding to the least 
Complementary clock signal 91 is constantly applied to a significant bit and the eighth cell 114h corresponding to the 
second clock input of the 8-bit ripple counter 114. The ripple most significant bit. m e  ninth cell 114i is an extra cell 
counter 114 requires complementary clock signals at both Of constituting an output or ‘‘flip’’ bit which reaches a logic- 
its clock inputs to operate and therefore begins counting 50 zero state only after all previous counter cells 114a-114h 
down from a PreViOUSlY loaded Count value O d Y  after it reach a logic-zero state. As indicated in the drawing, the 41 
begins receiving the Clock signal $2 via the NOR logic gate and $z inputs of the first counter cell 114a are connected to 
116 &e., when the stimulus signal is received at the direction receive the complementary clock signals Q1 and 42 while the 
memory 108). inputs of each of the remaining cells 114ti114i are 
It should be noted here that, prior to the operation being s5 connected to the 0 and Q outputs, respectively, of each 
described, the count value referred to above is first loaded or preceding cell. 
programmed into the 8-bit ripple counter 114 via eight I-bit In addition, a NOR logic gate 132 having one input 
input lines 118. The 8-bit ripple counter 114 consists Of a connected to the 0 output of the ninth cell 114i and its output 
series of eight successive counter stages, each stage includ- connected to each of the switches 122 enables a preemptive 
ing a binary latch. All eight latches are Programmed in 60 stimulus signal to be transmitted at the four outputs 120 
parallel via the eight input lines 118 with individual binary simply by applying an enabling signal to the other input of 
values defining an %bit binary number representing the cost the NOR logic gate 132. This feature enables any one of the 
or delay value of the cell. HOW that delay value is selected unit cells 100 in the array of FIG. 1 to function as the starting 
for an individual cell in accordance with its location in the point or starting cell of an unknown optimum path. It will be 
array has been discussed above herein. 65 recalled that the destination point is selected by choosing 
Continuing now with the description of the operation, as another unit cell 100 in the array of FIG. 1 as the destination 




the array of FIG. 1, the optimum path is determined by direction). If the load infinite cost enable input 146 is at a 
tracing backwards cell-by-cell, beginning with the destina- logic-zero state, then the NOR logic gate 164 applies 
tion cell, following the direction stored in the direction enabling signals to four MOSFET switches 172, thereby 
memory 108 of each cell 100, until the starting cell is connecting the four infinite cost memory latches 124a-124d 
reached. 5 to the four input/outputs 134, causing these four latches to 
memory 124 consists of four static be set in accordance with the current logic states of the four 
latches 124~-124d, like the direction memory 108. Each one data inPuVOutPuts 134 (applied by the master Processor 
of the switches 122 at the outputs of the infinite cost memory 106). If the reset input 154 is at a logic-zero state, then 
124 is a NOR logic gate having one input connected to the MOSFET switches 174 ground the outputs of the direction 
output of the NOR logic gate 132, a second input connected memoly latches 108a-108d9 resetting these latches, while 
to a corresponding output of the infinite cost memory 124 MOSFET switches 176 ground the outputs of the infinite 
and its output connected to a corresponding one of the COSt memory latches 124a-l24d, resetting these latches. 
stimulus signal outputs 120. Simultaneously, MOSFET switches 178 ground the reset 
by the master terminals of the ripple counter cells 114a-l14i, thus reset- 
processor 106 of FIG. 1, including loading the delay cost or 15 ting these 
count value into the cost memory 114, loading the infinite The connections to the cells 100 include the links 123 of 
cost memory 124 (i.e., setting each one of the four latches FIG. 1 carving the cell-to-cell conmctions for the stimulus 
124a-124d) and reading out the direction stored in the signal inputs 107 and Outputs 120. In addition, four common 
direction memory 108 (i.e., detecting the state of each of the data lines connected to the four inPut/outPuts 134 of each 
latches 108a-lOSd) is done via four data inputloutputs 134 2~ Cell 100 run throughout the array of FIG. 1 and are con- 
(constituting tri-state latches) under control of the cell nected to data Port 106a of the master Processor 106. 
decoder 128. For this purpose, eight control inputs to the cell Further, three common connections run to all cells 100 in the 
decoder 128 are provided, including a row select input 136, array, including connections to the reset input 154 and the 
a column select input 138, an initiate path enable input 140, two clock inputs 150, 152. A row line connects each row 
a load LSB enable input 142, a read direction enable input 25 select input 136 of all Cells 100 of FIG. 1 in the same row 
144, a load infinite Cost enable input 146 and a load LSB to a respective output bit of the row decoder 102 while a 
enable input 148. Additional control inputs to the cell 100 Column line connects each column select input 138 of all 
include the $, and clock inputs 150,152 and a reset input Cells in the Same column to a respective output bit of the 
154. The control inputs 150, 152, 154 are commonly con- column decoder 104. Finally, five control lines connect five 
nected to all cells 100 of the array of FIG. 1, whereas the 30 control outputs 106b ofthe master Processor 106 to the five 
other control inputs are selectively enabled on a cell-by-cell control inputs 140, 142, 144,146 and 148 of every cell 100 
basis as described in the following paragraph below. While in the array of FIG. 1. 
the present description refers to a simple universal reset The array of cells 100 of FIG. 1 is operated by the master 
feature, in a preferred embodiment, the reset input 154 is processor 106 in accordance with the flow block diagram of 
activated on a cell-by-cell basis. 35 FIG. 4 as follows: a logic-zero signal is briefly applied to the 
A NAND logic gate 156 of the cell decoder 128 receives reset inputs 154 Of d l  Cells 100 simultaneously to reset all 
a row select signal from the row decoder 102 of FIG. 1 and of the cells 100 (block 180 of FIG. 4). Then, using the row 
a column select signal from the column decoder 104 of FIG. and column decoders 102, 104, the master processor 106 
1 via the row and column select inputs 136, 138. Whenever selects each individual cell 100, one cell at a time, by 
both of these inputs are at logic-zero states, the output of the 40 temporarily raising both the row and column select inputs 
NAND logic gate 156 enables cone01 NOR logic gates 136,138 of the selected cell to a logic-zero state (block 182 
158-166 connected to respective ones of the control inputs of FIG. 4). During the time that a Particular Cell 100 is 
140-146. If the initiate path enable input 140 is at a selected (Le., while both the row and column select inputs to 
logic-zero state, then the NOR logic gate 158 applies an that cell are in logic-zero states), the master processor 106 
enabling logic signal to the NOR logic gate 132 of the cost 45 temporarily sets SUccessive Ones of the Control inputs 142, 
memory 114, causing the cell 100 to preemptively broadcast 148 and 146 to logic-zero States while applying appropriate 
a stimulus signal on its four outputs 120, thereby making logic states on the data input/outPuts 134. Thus, while the 
that cell the starting point of an unknown optimum path. If load LSB enable input 142 is at a logic-zero state, the data 
the load LSB enable input 142 is at a logic-zero state, then inPut/outPuts 134 are Set to logic states corresponding to a 
the NOR logic gate 160 applies an enabling signal to four 50 four-bit byte to be loaded into the four LSB cells of the cost 
MOSFET switches 168 connecting the four least significant memory 114 (block 184 of FIG. 4). While, the load MSB 
(LSB) cells 114a-114d via the data lines 118 to the four data enable input 148 is at a logic-zero state, the data input/ 
input/outputs 134, causing the LSB cells to be set to the logic outputs 134 are set to logic states corresponding to a four-bit 
states then present on the four data input/outputs 134. If the byte to be loaded into the four MSB cells of the cost memory 
load MSB enable input 148 is in a logic-zero state, then the 55 114 (block 186 of FIG. 4). While the load infinite cost 
NOR logic gate 166 applies an enabling signal to four memory enable input 146 is at a logic-zero state, the data 
MOSFET switches 170 connecting the four most significant i~pUt/OUtputS 134 are set to logic states corresponding to a 
bit (MSB) cells 114e-114h via the data lines 118 to the four four-bit byte to be loaded into the infinite cost memory 124 
data inputloutputs 134, causing the MSB cells to be set to the (block 188 of FIG. 4). If all four directions through the 
logic states then present on the four data input/outputs 134. 60 Particular cell 100 are traversable with a finite cost, then this 
If the read direction enable input 144 is at a logic-zero state, byte consists of four zeroes. The next cell is selected (block 
then the NOR logic gate 162 applies an enabling signal to 190 of FIG. 4) and the foregoing steps are repeated until all 
the four MOSFET switches 127, thereby connecting the cells 100 in the array have been programmed. 
outputs of the four direction memory latches 108a-108d to Next, one of the cells 100 is selected (block 191 of FIG. 
the four data inputloutputs 134, permitting the master pro- 65 4) as the starting cell of an optimum path to be determined, 
cessor 106 to determine which one of the four latches and the master processor 106 temporarily sets the initiate 
108a-lO8d is in a logic-zero state (Le., to "read" the stored path enable input 140 of that cell to a logic zero, thereby 
me infinite 
Data loading and retrieval in the cell 
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beginning the propagation of stimulus signals throughout 
the array of cells 100. Then, the system waits until, even- 
tually, such propagation ceases because the blocking 
switches 112 of all cells 100 ultimately become open. At this 
point, the master processor 106 selects aparticular one of the 
cells 100 (other than the starting cell) as the destination cell 
(block 192 of FIG. 4) and begins tracing back through the 
optimum path in accordance with the direction stored in the 
direction memory 108 of each cell. The destination cell is 
selected by enabling its cell decoder 128 (block 192 of FIG. 
4), applying a logic-zero signal to the cell’s read direction 
enable input 144 and sensing the logic states or data on the 
data input/outputs 134 (block 194 of FIG. 4). The master 
processor 106 then determines from the sensed data (i.e., the 
stored direction) which one the cell’s four nearest neighbors 
to address in the same manner. The one nearest neighbor cell 
corresponding to the stored direction is then selected (block 
196 of FIG. 4) and its direction memory read in the 
foregoing manner. This process is repeated until the starting 
point or starting cell is reached (block 197). As each cell is 
thus sequentially addressed, the master processor 106 stores 
that cell’s location (in block 194 of FIG. 4), so that at the end 
of the process the master processor 106 stores a cell list 
identifying the optimum path through the cell array of FIG. 
1 (block 198 of FIG. 4). 
FIG. 5 illustrates a preferred embodiment of the invention 
in which each cell 100 is orthogonally connected to its 
nearest four neighbors (N,S,E,& W) via the orthogonal links 
123 as in FIG. 1 and is diagonally connected to its four next 
nearest neighbors (NW,SW,NE & SE) via diagonal links 
123’. This embodiment provides greater resolution in defin- 
ing a path topology for a given number of cells 100. 
FIG. 6 illustrates the cell architecture corresponding to the 
embodiment of FIG. 5. The main difference between the cell 
architectures of FIGS. 2 and 6 is that in FIG. 6 two cost 
memories are provided, namely an orthogonal cost memory 
114a controlling stimulus propagation along the orthogonal 
links 123 (corresponding to the cost memory 114 of FIG. 2) 
and a diagonal cost memory 114b controlling stimulus 
propagation along the diagonal links 123. The delay costs or 
counts loaded into the orthogonal and diagonal cost memo- 
ries 114a, 114b should differ by a factor of about fl, 
reflecting the difference between the lengths of the orthogo- 
nal and diagonal links 123, 123’. Another difference is that 
there are twice the number of inputs and outputs of the 
direction memory 108 and twice the number of path propa- 
gation outputs via the links 123, lW’, the N,S,E and W 
(orthogonal) stimulus signal outputs being controlled by the 
orthogonal cost memory 114a and the NE, NW, SE and SW 
(diagonal) stimulus signal outputs being controlled by the 
diagonal cost memory 114b. Further, the infinite cost 
memory 124 has twice the number of bits in order to 
individually control the signal stimulus outputs. Two sepa- 
rate clock signal pairs +lo, $20 and +ldr qm are provided 
separately through two different NOR logic gates 116a, 116b 
(corresponding to the NOR logic gate 116 of FIG. 1) to the 
two cost memories 114~ .  114b. For examde, by oDerating 
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memory 108, a data I/O 134b dedicated to the four most 
significant bits of the direction memory 108 and to the four 
bits of the infinite cost memory 124 and a data I/O 134c 
dedicated to and shared by the cost memories 114a and 114b 
5 via the data input lines 118. The clock inputs 150, 152 are 
split into clock inputs 150a, 150b and 152a, 152b so that the 
two cost memories 114a, 114b may be operated indepen- 
dently, as discussed above with reference to FIG. 6. In the 
implementation of FIG. 7, the infinite cost memory 124 can 
impose infinite costs only in four of the eight directions in 
lo FIG. 7, namely E, SE, S and SW corresponding to outputs 
120a-120d. As shown in the drawing of FIG. 7, four NOR 
logic gates 122a-122d control the outputs 120a-120d in 
response to the outputs of respective ones of the cost 
memories 114a, 114b and respective ones of the cells of the 
Two NOR logic gates 132a, 132b perform the function of 
the NOR logic gate 132 of FIG. 3 for respective ones of the 
two cost memories 114a, 114b. The orthogonal and diagonal 
cost memories 114a, 114b, which are ripple counters, 
2o include respective NOR logic gates 200a, 200b, each input 
thereof being connected to the two most significant bits or 
cells of the corresponding ripple counter or cost memory. 
The NOR logic gates 200a, 200b are in lieu of an extra “flip” 
bit in the counter (described previously with reference to 
25 FIG. 3). When either counter 114a or 114b has counted 
down to zero, the respective NOR gate 2M)a or 200b outputs 
an enabling signal to the corresponding one of the two NOR 
gates 132~1,1326, causing a stimulus signal to be transmitted 
on corresponding ones of the outputs 120, unless blocked by 
3o one of the gates 122. The NE, NW, N and W outputs 
120.5-120h are not blockable (as discussed above) and 
therefore require only a pair of inverters, as indicated in the 
drawing of FIG. 7. 
An additional feature of the embodiment of FIG. 7 is that 
the blocking of a stimulus signal output by the infinite cost 
memory 124 in a particular direction also blocks receipt of 
any stimulus signal from that same direction. This is accom- 
plished by a four bit bus 202 connected to the four inputs of 
the infinite memory cell latches 124u-l24d, the bus 202 
controlling four MOSFET switches 204. If any one of the 
MOSFET switches 204 is closed (due to a corresponding 
one of the infinite memory latches 124a-124d being pro- 
grammed “ON’), then the corresponding stimulus signal 
input 207 is disabled, so that any stimulus signal received 
along that direction is blocked. This simulates a barrier to 
travel in both directions along a given link 123 or 123’. 
FIG. 8 illustrates how the architectures of FIGS. 6 and 7 
can be extended to a three-dimensional topology. FIG. 9 
illustrates a “unit cell” and its nearest orthogonal and 
50 diagonal neighbors in the architecture of FIG. 8. The solid- 
line links 123 of FIG. 8 provide orthogonal connections 
between unit cells 100, like the two-dimensional embodi- 
ment of FIG. 1. However, in this case there are six links 123 
instead of four for each cell 100, requiring a larger number 
55 of bits in the direction memory 108 and in the infinite cost 
memory 124 using the architecture of FIG. 3. 
15 infinite cost memory 124. 
35 
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The dashed-line links 124 provide connection between 
the different clock signal pairs sequentialh, a set 07 each cell 100 and its nearest diagonal neighbor cells. In this 
data lines 118 suffices tO load separate values into the two case, each individual cell has six orthogonal links 123 and 
memories 1 1 4 ~ ~  114b. Also, the two rr~emories may be 60 eight diagonal links 123, for a total of fourteen directions. 
operated at slightly different clock speeds to Here, using the architecture of FIG. 7, implementation 
costs differences between the Orthogonal and diagonal direC- would require increasing the number of orthogonal direction 
tions. stimulus signal inputs and outputs by two, doubling the 
A preferred circuit implementation of the cell architecture number of diagonal direction inputs and outputs and increas- 
of FIG. 6 is illustrated in FIG. 7. In the embodiment of FIG. 65 ing the size of the direction memory 108 to 14 bits. Routing 
7, the data input/outputs 134 include a data I/O 134a of the fourteen links 123,123’ of each cell 100 would require 
dedicated to the four least significant bits of the direction more space on the integrated circuit. 
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In either the two-dimensional embodiment of FIG. 5 or 
the three-dimensional embodiment of FIG. 8, the number of 
directions per cell 100 may be increased by linking not only 
to the first layer neighbor cells provided by the orthogonal 
links 123 and to the second layer cells provided by the 
diagonal links 123, but also to tertiary layer neighbors, as 
but one further example. The links to such tertiary neighbors 
would lie at 30-degree angles with respect to the adjacent 
orthogonal links 123. 
Preferably, the embodiment of FIG. 1 is implemented in 
an integrated circuit employing standard VLSI digital circuit 
design techniques. The three dimensional embodiment cor- 
responding to FIG. 8 may be implemented as a complex 
VLSI digital circuit employing such well-known techniques 
as wafer scale integration. However, the invention is not 
limited to implementations using digital circuitry to perform 
the arithmetic functions described herein. 
While the invention has been described in detail by 
specific reference to preferred embodiments thereof, it is 
understood that variations and modifications may be made 
without departing from the true spirit and scope of the 
invention. 
What is claimed is: 
1. A path planning parallel processor, comprising: 
(A) a two dimensional array of processor cells, each of 
said processor cells comprising: 
(1) plural direction input means for receiving stimulus 
signals from neighboring processor cells along cor- 
responding directions in said array, 
(2) direction memory means for determining and stor- 
ing the identity of a direction along which a stimulus 
signal is first received, 
(3) means for broadcasting a subsequent stimulus sig- 
nal to said neighboring processor cells after a locally 
stored predetermined delay time, wherein said pre- 
determined delay time corresponds to a topology, 
whereby stimulus signals propagate throughout said 
array from a starting one of said processor cells; 
(B) link means for carrying stimulus signals between 
neighboring processor cells; and 
(C) means for tracing back from a user selected destina- 
tion one of said processor cells to said starting cell 
along an optimum path of said processor cells in 
accordance with said identity of a direction stored in 
each of said processor cells. 
2. The parallel processor of claim 1 further comprising: 
hardware means external to said processor cells operable 
prior to propagation of said stimulus signals throughout 
said array for programming different predetermined 
delay times in different ones of said processor cells in 
accordance with said topology across which said opti- 
mum path is to be determined. 
3. The parallel processor of claim 2 wherein each of said 
hardware means for causing said starting cell to preemp- 
tively broadcast a stimulus signal to its neighboring 
processor cells. 
processor cells further comprises: 
4. The parallel processor of claim 3 wherein: 
said means for broadcasting comprises programmable 
cost memory means for storing said predetermined 
delay time, and 
said means for programming comprises means for writing 
said Predetermined delay time to said programmable 
cost memory. 
5. The parallel processor of claim 4 wherein: 
each of said processor cells further comprises infinite cost 

















ing a stimulus signal from being transmitted from said 
cell along at least a selected one of said directions, 
whereby to impose an infinite time delay for said 
selected one direction corresponding to an impassable 
barrier of said topology. 
6. The parallel processor of claim 5 wherein said means 
for broadcasting and said programmable cost memory 
means comprise: 
a first ripple down counter having an output connected to 
said link means, and 
a count enable input connected to said direction memory 
means, 
wherein said first ripple down counter comprises means 
for counting down from a preset count stored therein 
upon receipt by said direction memory means of a 
stimulus signal, 
and wherein said means for programming comprises 
means for setting said count stored in said first ripple 
down counter to a count value corresponding to the 
predetermined delay time of the cell. 
7. The parallel processor of claim 6 wherein said infinite 
programmable means for interrupting connection between 
said first ripple down counter output and link means of 
selected ones of said directions corresponding to said 
impassable barrier. 
8. The parallel processor of claim 6 wherein said means 
means for programming said infinite cost memory with 
the identity of the directions along which said program- 
mable means is to interrupt connection between said 
first ripple down counter and said link means. 
9. The parallel processor of claim 5 wherein said infinite 
means for blocking receipt of any stimulus signals along 
10. The parallel processor of claim 5 wherein said means 
for programming and said means for tracing back comprise: 
a master processor programmed to program said cost 
memory means and said infinite cost memory means 
prior to a propagation of stimulation signals throughout 
said array and to initiate broadcasting of a stimulus 
signal from said starting cell and to trace back said 
optimum path; and 
row and column decoder means controlled by said master 
processor and connected to respective processor cells in 
respective row and columns of said array for accessing 
selected ones of said processor cells for said master 
processor. 
11. The parallel processor of claim 10 wherein each of 
cell decoder means connected to said row and column 
decoder means for sequentially enabling programming 
of said cost memory means and said infinite cost 
memory means and reading of said direction memory 
means upon receipt by said cell decoder of enabling 
signals from said row and column decoder means. 
12. The parallel processor of claim 5 wherein said neigh- 
nearest neighbor processor cells disposed in orthogonal 
next-nearest neighbor processor cells disposed in diago- 
wherein said cost memory means comprises an orthogo- 
cost memory means comprise: 
for programming further comprises: 
cost memory means further comprises: 
selected directions. 
said processor cells further comprises: 
boring processor cells comprise: 
directions with respect to said cell, and 
nal directions with respect to said cell, 
nal cost memory and a diagonal cost memory, 
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and wherein said means for programming comprises 
means for programming one time delay in said orthogo- 
nal cost memory and an other time delay into said 
diagonal cost memory. 
13. The parallel processor of claim 12 wherein each off 
a ripple down counter, and 
means for applying separate clock signals to each ripple 
14. The parallel processor of claim 4 wherein each of said 
infinite cost memory means for storing cost values and for 
blocking receipt of any stimulus signals along selected 
directions. 
15. The parallel processor of claim 2 wherein said hard- 
ware means for programming different predetermined delay 
times in different ones of said processor cells is located 
within each of said processor cells. 
said diagonal and orthogonal cost memories Comprises: 
down counter. 
processor cells further comprise: 
16. The parallel processor of claim 1 wherein: 
said array is a network of orthogonal rows and columns of 
said processor cells, and 
the neighboring processor cells of an individual one of 
said processor cells comprise processor cells which are 
adjacent said one processor cell along one of: 
(a) orthogonal directions only, 
(b) orthogonal and diagonal directions. 
17. The parallel processor of claim 16 wherein: 
said means for broadcasting broadcasts a stimulus signal 
along said orthogonal directions after said predeter- 
mined time delay and broadcasts a stimulus signal 
along said diagonal directions of processor cells which 
are adjacent said one processor cells along orthogonal 
and diagonal directions after an other predetermined 
time delay different from said predetermined time 
delay. 
18. The parallel processor of claim 17 wherein: 
said other predetermined time delay exceeds said prede- 
termined time delay by a factor equal to a square root 
of two. 
19. The parallel processor of claim 16 wherein said 
network is a three-dimensional network, wherein the third 
dimension corresponds to altitudes of air traveled paths. 
20. The parallel processor claim 1 wherein said direction 
memory means Comprises: 
plural resettable latches connected to receive stimulus 
signals along respective ones of said directions; 
means responsive to the setting of any one of said 
resettable latches by a first-received stimulus signal for 
blocking the receipt of any further stimulus signals 
along at least all others of said directions. 
21. The parallel processor of claim 1 wherein: 
said broadcasting means comprises means for imposing 
different time delays for broadcasting stimulus signals 
in different ones of said directions. 
22. The parallel processor of claim 1 further comprising: 
software means external to said processor cells operable 
prior to propagation of said stimulus signals throughout 
said array for programming different predetermined 
delay times in different ones of said processor cells in 
accordance with said topology across which said opti- 
mum path is to be determined. 
23. The parallel processor of claim 22 wherein said 
software means for programming different predetermined 
delay times in different ones of said processor cells is located 
within each of said processor cells. 
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24. A method of path planning in an array of parallel 
processor cells interconnected between neighboring proces- 
sor cells by link means, Comprising: 
(A) in each cell: 
5 (1) receiving stimulus signals from neighboring pro- 
cessor cells along corresponding directions in said 
(2) determining and storing the identity of a direction 
along which a stimulus signal i s  first received, 
(3) broadcasting a subsequent stimulus signal to said 
neighboring processor cells after a predetermined 
delay time, whereby stimulus signals propagate 
throughout said array from a starting one of said 
processor cells; 
@) after propagation of said stimulus signals throughout 
said array, tracing back from a selected destination one 
of said processor cells to said starting cell along an 
optimum path of said processor cells in accordance 




2o 25. The method of claim 24 further comprising: 
prior to propagation of said stimulus signals throughout 
said array, programming different predetermined delay 
times in different ones of said processor cells in accor- 
dance with a topology across which said optimum path 
25 is to be determined. 
26. The method of claim 25 further comprising: 
causing said selected starting cell to preemptively broad- 
cast a stimulus signal to its neighboring processor cells. 
27. The method of claim 26 wherein: 
said broadcasting is preceded by reading said predeter- 
mined delay time from a programmable cost memory, 
and 
said programming comprises writing said predetermined 
delay time to said programmable cost memory. 
28. The method of claim 27 further comprising: 
preventing a stimulus signal from being transmitted from 
said cell along at least a selected one of said directions, 
whereby to impose an infinite time delay for said 
selected one direction corresponding to an impassable 
30 
35 
40 barrier of said topology. 
29. The method of claim 28 further comprising: 
blocking receipt of any stimulus signals along selected 
30. The method of claim 28 wherein said programming 
programming cost memory means and infinite cost 
memory means with said time delay and said identifi- 
cation of directions corresponding to impassable bar- 
riers, respectively, prior to a propagation of stimulation 
signals throughout said array from a master processor 
accessing individual processor cells from row and 
column decoder means; 
initiating broadcasting of a stimulus signal from said 
starting cell under control of said master processor; 
reading said stored direction of successive processor cells 
to said master processor while tracing back said opti- 
mum path whereby to construct a list of cell locations 
along said optimum path. 
31. The method of claim 30 further comprising sequen- 
(a) programming of said cost memory means, 
(b) programming of said infinite cost memory means, and 
(c) reading of said direction memory means upon receipt 
by said cell decoder of enabling signals from said row 
and column decoder means. 
directions. 
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32. The method of claim 28 wherein: sensing which one of said paths provided the minimum 
said neighboring processor cells comprise nearest neigh- travel time from said starting node to said destination 
bor processor cells disposed in orthogonal directions node. 
with respect to said cell and next-nearest neighbor 42. The method of claim 41 wherein said programming 
processor cells disposed in diagonal directions with 5 comprises: 
respect to said cell, programming different predetermined delay times in dif- 
ferent ones of said nodes in accordance with a topology 
memory and a diagonal cost memory, and across which said optimum path is to be determined. 
43. The method of claim 42 wherein said electronically 
delay in said orthogonal memory and an other tirne 10 traveling comprises performing the following steps in each 
delay into said diagonal cost memory. 
(1) receiving stimulus signals from neighboring nodes 
(2) determining and storing the identity of a direction 
said cost memory means comprises an orthogonal cost 
said programming comprises programng one time 
node: 
33. The method of claim 24 wherein: 
said array is a network of orthogonal rows and columns of 
the neighboring processor cells of an individual one of 15 
along corresponding directions in said array, 
along which a stimulus signal is first received, 
said processor cells, and 
said processor cells comprise processor cells which are 
adjacent said one cell along one of: 
(a) orthogonal directions only, 
(b) orthogonal and diagonal directions. 
34. The method of claim 33 wherein said broadcasting 
broadcasting a stimulus signal along said orthogonal 
directions after said predetermined time delay, and 
broadcasting a stimulus signal along said diagonal direc- 
tions after an other predetermined time delay different 
from said predetermined time delay. 
comprises: 
35. The method of claim 34 wherein: 
said other predetermined time delay exceeds said prede- 
termined time delay by a factor equal to a square root 
of two. 
36. The method of claim 33 wherein said network is one 
(a) a two-dimensional network, and 
(b) a three-dimensional network. 
37. The method claim 24 further comprising: 
blocking the receipt of any further stimulus signals along 
at least all others of said directions upon receipt of a 
stimulus signal in one direction. 
Of: 
38. The method of claim 24 further comprising: 
imposing different time delays for broadcasting stimulus 
signals in different ones of said directions. 
39. The method of claim 38 wherein: 
said neighboring processor cells comprise nearest neigh- 
bor processor cells disposed in orthogonal directions 
with respect to said cell and next-nearest neighbor 
processor cells disposed in diagonal directions with 
respect to said cell, 
said programming comprises programming one time 
delay for broadcasting in said orthogonal directions and 
an other time delay for broadcasting in said diagonal 
directions from each cell. 
40. The method of claim 39 wherein: 
said other time delay exceeds said time delay by a factor 
41. A method of optimum path planning in an array of 
nodes, neighboring ones of said nodes being linked together 
so as to enable communication of stimulus signals therebe- 
tween, said method comprising: 
programming a pattern of delay times into said array of 
nodes corresponding to a topology of a terrain to be 
traversed; 
electronically traveling all possible paths between a start- 
ing one of said nodes and a destination one of said 











(3) broadcasting a subsequent stimulus signal to said 
neighboring nodes after a predetermined delay time, 
whereby stimulus signals propagate throughout said 
array from a starting one of said nodes. 
44. The method of claim 43 wherein said sensing com- 
after propagation of said stimulus signals throughout said 
array, tracing back from a selected destination one of 
said processor cells to said starting cell along an 
optimum path of said processor cells in accordance 
with said identity of a direction stored in each of said 
processor cells. 
45. The method of claim 42 wherein said programming 
blocking broadcasting of stimulus signals in one selected 
direction in a selected one of said processor cells 




46. The method of claim 42 wherein: 
said programming further comprises blocking receipt of 
any stimulus signals along a selected direction in a 
selected one of said processor cells whereby to repre- 
sent an impassable barrier in said topology. 
47. The method of claim 41 wherein said programming 
imposing different time delays for broadcasting stimulus 
signals in different ones of said directions in each cell. 
48. A parallel processor for optimum path planning 
including an array of nodes, neighboring ones of said nodes 
being linked together so as to enable communication of 
stimulus signals therebetween, said parallel processor com- 
prising: 
means for programming a pattern of delay times into said 
array of nodes corresponding to the topology of a 
terrain to be traversed; 
means for electronically traveling all possible paths 
between a starting one of said nodes and a destination 
one of said nodes; and 
means for sensing which one of said paths provided the 
minimum travel time from said starting node to said 
destination node. 
49. The parallel processor of claim 48 wherein said 
means for programming different predetermined delay 
times in different ones of said nodes in accordance with 
a topology across which said optimum path is to be 
determined. 
50. The parallel processor of claim 49 wherein said means 
comprises: 
programming means comprises: 
for electronically traveling comprises in each node: 
nodes simultaneously, wherein each of said node can 
only be traveled to once; and 
(1) means for receiving stimulus signals from neighboring 
nodes along corresponding directions in said array, 
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(2) means for determining and storing the identity of a 
direction along which a stimulus signal is first received, 
(3) means for broadcasting a subsequent stimulus signal 
to said neighboring nodes after a predetermined delay 
time, whereby stimulus signals propagate throughout 5 
said array from a starting one of said nodes. 
51. The parallel processor of claim 50 wherein said means 
means operable after propagation of said stimulus signals 
throughout said array for tracing back from a selected lo 
destination one of said processor cells to said starting 
cell along an optimum path of said processor cells in 
accordance with said identity of a direction stored in 
each of said processor cells. 
52. The parallel processor of claim 49 wherein said means 
means for blocking broadcasting of stimulus signals in 
one selected direction in a selected one of said proces- 
sor cells whereby to represent an impassable barrier in 2o 
said topology. 
for sensing comprises: 
for programming further comprises: 
53. The parallel processor of claim 49 wherein: 
said neighboring processor cells comprise nearest neigh- 
bor processor cells disposed in orthogonal directions 
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with respect to said cell and next-nearest neighbor 
processor cells disposed in diagonal directions with 
respect to said cell, and 
said means for programming comprises means for pro- 
gramming one time delay for broadcasting in said 
orthogonal directions and an other time delay for 
broadcasting in said diagonal directions from each cell. 
54. The parallel processor of claim 53 wherein: 
said other time delay exceeds said time delay by a factor 
55. The parallel processor of claim 49 wherein: 
said means for programming further comprises means for 
blocking receipt of any stimulus signals along a 
selected direction in a selected one of said processor 
cells whereby to represent an impassable barrier in said 
56. The parallel processor of claim 48 wherein said means 
means for imposing different time delays for broadcasting 
stimulus signals in different ones of said directions in 
each cell. 
of a square root of two. 
topology. 
for programming comprises: 
* * * * *  
